

High Performance Computing at FER

- Projects
- Teaching

































































HPC@FER: hpc.fer.hr





Research

High-performance computing (HPC) is one of the key enabling technologies having wider and longer-term effects on science and society. Forecasting climate evolution, space observation, preventing and managing large-scale natural disasters, developing, and understanding chemistry and physics of new materials, designing new personalized drugs, all require top HPC resources. Traditionally, HPC has given scientists deep insights into unexplored phenomena and systems of the highest complexity. However, HPC usage today is not confined to science only: industry, and even society at large is based on the ever-growing use of complex ICT solutions and resources. HPC, as one key element, can significantly reduce R&D costs and development cycles while producing higher quality products and services. Also, from a business perspective, investments in HPC provide high returns. Last, but not least, HPC is also crucial for national security and defense. It enables an increase of safety and security, by providing means to e.g. enable strong encryption technologies, simulate complex security threats, perform largescale suspicious pattern detection in social networks.

Find out more in our sections about projects, Applications and Architecture.







Projects (Past, Present, and Future)











DARE (to dream RISC-V HPC)



European Processor Initiative



Two pillars to make European ambition a reality







Empowering Europe's Semiconductor Future, uniting innovation and driving Progress Leading the way in European Supercomputing, developing a World Class Supercomputing Ecosystem




Projects: European Processor Initiative

EU chips fit for HPC usage - at Exascale level

General Purpose Processors:


Enable legacy & programmability





Accelerators:

Computing force





RHEA1: GENERAL PURPOSE PROCESSOR

Chip


- 6 nm and below
- integrating both CPU and accelerator parts
- Network on Chip (NoC): mesh linking all components

Core

- Arm ISA
- ARM Neoverse V1 core design 80 cores
- with 2 SVE256 (Scalable Vector Extension) units

Memory hierarchy

- Cache subsystem: L1, L2, SLC (System Level Cache)
- 4 HBM: High Bandwidth Memory
- 4 DDR5 interfaces (Standard Memory)
- High speed I/O
- Security block dedicated crypto IP




Design targets:

- High Byte/Flop ratio
- Compute performance and efficiency for real-applications
- Ideal for HPC & Al inference



EPAC vision and contributions

- **VEC -** Self-hosted RISC-V CPU + wide VPU (256 double elements) supporting RVV 0.7.1 / 1.0
- **STX -** RISC-V CPU + specific cores for stencil and neural network computation
- **VRP** RISC-V CPU with support for variable precision arithmetic (data size up to 512 bit)
- eFPGA On-chip reconfigurable logic
- **Ziptillion** IP compressing/decompressing data to/from the main memory
- KVX FPGA demonstrator of the Kalray RISC-V CPU targeting HPC and ML






Projects: European Processor Initiative


EPI Timeline: Rhea2 Family - Gen2 GPP Dual chiplet implementation First EU exascale system with Rheal **EPAC** - Accelerator **EPAC IPs taped out in EUPILOT EPAC - Accelerator** project v1.5 Platform & SDV EPAC IPs integrated into multi-core FPGA emulation platform Menta eFPGA IP definition Kalray RISC-V SDK release EPI 1 2022 2024 2026 2023 2025 2019-2021 Rheal Family - Genl GPP Arm & RISC-V (STX, VRP, ...) EU exascale systems with EPAC V1.5 sent for manufacturing Arm Neoverse V1 Core - N6 Rhea2 External IPs KVX RISC-V based accelerator architecture definition RISC-V KVX FPGA emulator EPAC - Accelerator **EPAC IPs forwarded to EUPILOT VEC and MLS tapeouts**




Teaching

- Parallelism and Concurrency
- High Performance Computing Architectures and Applications





Sort of Conclusion





hpc.fer.hr