

HPC@FER



Croatian HPC Competence Centre Day 2024



UNIVERSITY OF ZAGREB
Faculty of Electrical
Engineering and
Computing

High Performance Computing at FER

- Projects
- Teaching





Projects (Past, Present, and Future)




DARE (to dream RISC-V HPC)

Two pillars to make European ambition a reality



Empowering Europe's
Semiconductor Future, uniting
innovation and driving Progress




EuroHPC
Joint Undertaking

Leading the way in European
Supercomputing, developing a World
Class Supercomputing Ecosystem


Projects: European Processor Initiative

EU chips fit for HPC usage – at Exascale level

General Purpose Processors:
Enable legacy & programmability




Accelerators:
Computing force



RHEA1: GENERAL PURPOSE PROCESSOR

- **Chip**
 - 6 nm and below
 - integrating both CPU and accelerator parts
 - Network on Chip (NoC): mesh linking all components
- **Core**
 - Arm ISA
 - ARM Neoverse V1 core design – 80 cores
 - with 2 SVE256 (Scalable Vector Extension) units
- **Memory hierarchy**
 - Cache subsystem: L1, L2, SLC (System Level Cache)
 - 4 HBM: High Bandwidth Memory
 - 4 DDR5 interfaces (Standard Memory)
- **High speed I/O**
- **Security block - dedicated crypto IP**




Design targets:

- High Byte/Flop ratio
- Compute performance and efficiency for real-applications
- Ideal for HPC & AI inference


EPAC vision and contributions

- **VEC** - Self-hosted RISC-V CPU + wide VPU (256 double elements) supporting RVV 0.7.1 / 1.0
- **STX** - RISC-V CPU + specific cores for stencil and neural network computation
- **VRP** - RISC-V CPU with support for variable precision arithmetic (data size up to 512 bit)
- **eFPGA** - On-chip reconfigurable logic
- **Ziptillion** - IP compressing/decompressing data to/from the main memory
- **KVX** - FPGA demonstrator of the Kalray RISC-V CPU targeting HPC and ML



Projects: European Processor Initiative

EPI Timeline:



Teaching

- Parallelism and Concurrency
- High Performance Computing Architectures and Applications

Homepage / Parallelism and Concurrency

Parallelism and Concurrency

- ▼ Parallelism and Concurrency
- News
- Files
- Course activities

Poll

Parallelism and Concurrency

Data is displayed for the academic year: 2024./2025.

Lecturers



Prof.
Josip Knezović
PhD



Assoc. Prof.
Daniel Hofman
PhD

Laboratory exercises



Homepage / High Performance Computing Applications and Architectures

High Performance Computing Applications and Architectures

For teachers

Students list

Comments

General

ID 223093

❄ Winter semester

5 ECTS

L0 English Level

- ▼ High Performance Computing Applications and Architectures

News

Files

High Performance Computing Applications and Architectures

Data is displayed for the academic year: 2024./2025.

Lecturers



Assoc. Prof.
Daniel Hofman
PhD



Prof.
Josip Knezović
PhD



Prof.
Mario Kovač
PhD

For teachers

Students list

Comments

General

ID 222466

❄ Summer semester

5 ECTS

Sort of Conclusion

